A new approach to the design of power systems is presented in which a microprocessor is used as a controller for a digital shunt regulator (DSR). This approach meets the demands of future space and ground missions, i.e., high efficiency, high reliability, low weight, low volume, increased flexibility, and less development time. This approach responds to future demands by permitting realtime modification of system parameters for system optimization. This feature is especially important in the event of an anomaly. As the microprocessor need not be dedicated to the DSR, it can simultaneously be used for battery management and for charge regulator/discharge regulator control. This approach also reduces the component count, simplifies assembly and testing of the unit, results in significant time saving, and increases the reliability.
0018-9251/80/0300-0191 $00.75 ©) 1980 IEEE In recent years use of microprocessors for power processing systems has resulted in improved performance. To meet the predicted requirements of spacecraft, it is necessary that new and improved mehods of electrical power conditioning and control be developed. The power system should be modular and should not take any development time. Other constraints imposed are high reliability, minimum weight and volume, low cost, and flexibility. To meet these demands an attempt has been made to use a microprocessor to control the digital shunt regulator (DSR) .
Since the advent of the space age, photovoltaic cell arrays have been used as the main energy source for spacecraft power generation. In addition, solar energy, which is abundant in space, may play an important role in meeting the world energy requirements by means of microwave transmission from space.
Because the electrical output of photovoltaic cell arrays is unregulated, however, the power must be processed and regulated before it can be used by other equipment. Thus these solar power systems require bus regulators, of which the DSR is superior compared to other types of shunt regulators [1] . The main advantage of the DSR over other types of shunt regulators is that this can be employed for high-power systems as its weight, size and volume do not increase in proportion to the power requirements as others do. Although the circuitry is somewhat more complex than a simple analog shunt or sequential shunt, it does offer high reliability and is of low cost. The power systems described above, whether used in space or on the earth must use batteries to meet the peak and eclipse/shadow requirements of the load. Hence, the storage batteries have to be charged during sunlit period/day time and have to be discharged during eclipse/nighttime or when there is a requirement for peak power. In addition, these batteries have to be protected from overcharge and undercharge. Attempts have already been made to use microprocessors for battery management [2,31. Microprocessors can also be used to control charge and discharge regulators (CR/DR).
Thus the approach of using a microprocessor for the control of the DSR is a very useful one, especially since the same microprocessor may be used for controlling DSR, CR/DR, and battery management. This approach is expected to result in a single integrated system/unit for all the functions mentioned above with a bonus in system flexibility, high reliability, minimum weight and volume, and standardization. The processor can also be used to continuously monitor the status of its own system and the health of the overall power system as well.
The purpose of this paper is to present the hardware and software details of a microprocessor controlled digital shunt regulator. Section II contains a brief descriptiQn of the digital shunt regulator. Then follows the detailed description of solar array section simulators in Section III. The operation and design of the dissipative analog shunt is given in Section IV. Section V contains the description and design of shunt current comparators. The need for a special timing function and its design is discussed in Section VI. Section VII contains the description of the microprocessor controller, hardware implementation, software programs, and interfacing. The complete system is described in Section VIII. The experimental results of the model system constructed as described above is presented in Section IX. Some possible extensions are suggested in Section X. Fig. 1 shows the block diagram of a power system using a digital shunt regulator. As mentioned above, the energy source is a photovoltaic cell array. The digital shunt regulator regulates the output of the energy source to the needs of the load. The solar cell array is divided into N sections, one section of which is permanently connected to the bus and all other sections are connected through switches. The DSR contains a small dissipative analog shunt which is designed to regulate one section of the array. The current through this dissipative shunt is monitored. Whenever this current exceeds approximately the current of a single section, Imax, the digital processing part of the DSR switches off one section. Whenever this current reduces to a minimum, Imin, then the digital part of the DSR switches on one section. Thus coarse regulation is achieved by the digital part of the DSR and fine regulation is achieved by the dissipative shunt. This DSR will be described in detail in the following sections.
Because the solar cell array is not available to test the DSR, solar cell array section simulators have been constructed and used instead. First vafious building blocks of the microprocessor controlled DSR will be explained and then the overall description of the complete system will be given.
The demonstration system has been designed to the following criteria: Regulated bus voltage 28 V, Maximum power to be handled 30 W, Number of solar cell array sections 4.
III. Solar Cell Array Simulator Fig. 2(A) shows the I-V characteristic of a typical solar cell array section. For the model system being used here, the simulator need not exhibit an I-V characteristic identical to that of a real solar array--it need only be similar. The nearest simulation with the least complexity is achieved by using a current source (as a solar cell is also a current source) whose I-V characteristic is shown in Fig. 2(B) . This I-V characteristic is enough to simulate the solar cell array for testing of the DSR.
Each solar cell array section simulator has been designed to give about 300 mA at 28 V. Fig. 3 shows the circuit diagram of one simulator. Four native pulsewidth modulated shunt because the analog circuit has a much higher bandwidth and therefore is more desirable for achieving finer regulation. Fig. 5 shows the circuit diagram of the dissipative analog shunt. Divided-down bus voltage is compared to the reference voltage and the amplified error voltage is used to control the current through the shunt. A resistor of suitable value (depending on the maximum design current of the shunt) is used in the shunt current path to monitor the current that is flowing through the shunt. This signal is used for further digital processing.
V. Imax and Imji Comparators
The shunt current, measured automatically using a resistor in the shunt path (Fig. 5) , is compared against two reference voltages to determine whether it is above Im. or below min. Fig. 6(A) shows the circuit diagram of the Im. and Imi. comparators. Fig. 6(B) shows the waveforms of the shunt current and the outputs of both the comparators. current between its maximum and minimum limits. Fig. 9 is a more detailed block diagram of the system's control loop. Many power systems have the inherent property that their loads don't change very often. A communications satellite, for example, might experience a load change only a few times per hour as transmitters are switched or antenna positions changed. The regulator's controller is configured to take full advantage of this system attribute.
Wshile the load is constant and the solar array is under constant illumination, the bus voltage should remain in regulation, any small changes being compensated by the self-contained analog shunt regulator. Under these conditions the microprocessor is free to do housekeeping tasks and other routine management jobs.
When a change does occur, however, and the shunt current level trips either the 'max or min comparator, the microprocessor is interrupted from its background job. The interruption initiates software which reads the system status, determines whether array sections must be added or removed from the bus, changes the array control word to reflect the power dem.and, and then sends the new control word to the solar array switches. The processor then resumes its background job and waits for another interrupt.
For maximum speed and simplicity, only one section of the solar array is switched per interrupt. The microprocessor is so fast, however, that the power system may not completely respond to the addition or removal of a section by the time the software is ready to return to the background job. If it were permitted to return at its maximum speed, the background job could be interrupted again immediately because the system would not have time to fully respond to the initial correction--even if the single addition or removal was adequate to compensate for the initial load change. The controller would then overcorrect and the system could be unstable.
To eliminate this possibility, the switching of the array sections and the return of system control to the background job are synchronous with a slow clock. This term is used to distinguish it, running at kilohertz, from the processor's clock, which runs at megahertz. The state of the slow clock is a part of the The shunt regulator responds by reducing its shunt current until Imi. is reached. Now no more current is available from the solar array and the capacitor must supply the balance of the load current until the microprocessor switches another array section onto the bus. The longer the processor takes to do this, the larger the capacitor must be to keep the bus voltage within specifications. A similar situation exists when there is a step reduction in load current. Then the capacitor must absorb the excess current until the processor removes a section from the bus. The absolute maximum frequency which can be run is therefore determined by the time it takes for the microprocessor to respond to either an Im or Imi, whichever takes more time.
The absolute maximum frequency may not be suitable for the system, however. The transient limits specified for the bus voltage and the absolute maximum frequency will together determine the minimum capacitance required on the regulator output. The capacitance will in turn influence the transient response characteristics of the shunt regulator. The frequency of the slow clock may have to be decreased to give the regulator time to respond to changes caused by the switching of array sections. Transients in the response must be given time to decay sufficiently before the processor is permitted to evaluate system status. Also, such over all system considerations as electromagnetic inference (EMI) or special syn- The interfacing philosophy is very simple and straightforward. The address lines are decoded such that the lowest eight words of RAM are stolen for interfacing purposes. The addresses that were formerly in RAM are now external data ports. Fig. 11 shows the allocation of the addresses. Fig. 12 shows the decoding scheme and Fig. 13 gives the interface-circuits.
Since this is only an elementary system only two of the eight available stolen addresses are utilized. If one wants to read the system status word, for instance, all that is required is to read the contents of address 0000. (Addresses here are written in hexadecimal). Writing to that location in inhibited by the decoding hardware and has no effect. To switch the array sections all one must do is store the array control word at address 0003. Attempts to read from that location are inhibited and have no meaning.
It is easy to see that it would be a simple matter to control or monitor many functions with just these eight locations, since each word contains eight bits of information. It is also a trivial matter to extend the interfacing addresses from eight to a higher power of 2 just by modifying the decoding circuit.
The interface to the processor's interrupt request line (IRQ) is through a single NOR gate. Thus if the shunt regulator demands attention for either too much or too little current, the CPU is alerted. D. Software  Fig. 14 shows the entire program for the processor. The program as shown is written in 6500 mnemonics and coded for input to a cross-assembler. The flowchart for the operations is given in Fig. 15 (Fig. 4) Fig. 16(B) is the same as above except that the dc load level is at 900 mA (current is 500 mA/div). The voltage w,aveform is virtually identical to that in the previous case since the shunt current is nearly the same. The extra load current is being supplied by one more array section which the processor has added to the bus. Fig. 16(C) is the response to a dynamic load when the load change causes an extra section to be switched. Bus voltage is at 200 mV/div. The current is at 500 mA/div. The dc level is 700 mA and the step change is 400 mA. At the leading edge of the step the bus voltage falls until one section is added to the bus. Then the bus voltage rises to resume its proper regulated level. When the load transient is removed there is temporarily too much current being supplied (from the extra section) and this causes the bus voltage to rise. This excess current is soon detected by the processor, however, the section is switched off, and the regulated bus voltage is restored. Fig. 16(D) is under conditions same as above but the leading edge is expanded in time and the slow clock is shown at the bottom to illustrate the timing relationships. Note that the array section is not switched (evidenced by the rising bus voltage) until the slow clock goes high as prescribed by the software. Fig. 16(D Fig. 17 shows the redundant systems of a microprocessor controlled DSR. Though two microprocessors are used, because of cross connection, the reliability has been further enhanced. In addition, this approach is expected to result in an integrated system for controlling DSR, battery management, and for controlling CR/DR as shown in Fig. 18 .
The same microprocessor can also be used to monitor various housekeeping parameters in a spacecraft power system or in a ground based power system.
XI. Conclusions
For solar power systems a digital shunt regulator is superior to other types of shunt regulators, and the use of a microprocessor for the control of the digital shunt regulator results in improved system performance. System flexibility is the chief advantage of a microprocessor based system. The advantages arise from the ability to replace hardware with software, permitting decisions related to design parameters to be made at a later stage in the project. For example, if the system requires a modification, the change can be implemented by changing the software only, or at worst, software and minimal hardware. Such modifications are simple and less time consuming to implement than previous solutions which involve major hardware design changes. Thus the system capability is enhanced, flexibility is increased, and the design is faster and less expensive than the conventional approach. Moreover, the system can be modified in real time in response to natural component degradations or to anomalies.
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